Deterministic testing is by far the most interesting Built-In Self-Test (BIST) technique due to the minimal number of testpattems it requires and to itspredefined fault coverage. Howevec such technique is not applicable since despite their efjiciency, the existing deterministic Test Pattem Generators are enormous consumers of overhead silicon area. Therefore, we propose a Mired Test Scheme which consists in applying to the Circuit Under Test, a pseudo-random test sequence followed by a deterministic one obtained from an ATPG tool. This scheme allows a maximal fault coverage detection to be achieved for complex and realistic faults, e.g. stuck-at, stuck-open or delay faults, moreovel; the silicon area overhead of the mixed hardware generator is drastically reduced. A compromise is to be found between the silicon area overhead of this generator and a slightly longer mixed test sequence. As an enample, the additional circuitry requirements of the mixed test pattem hardware generator for the C3540 circuit are reduced to 20% of the nominal chip size for a total set of 1000 mixed testpattems.
Introduction
The difficulty found in testing today's Very Large Scale Integrated (VLSI) circuits is essentially due to the inaccessibility of the internal nodes for probing. In the last decades when electronic circuits were realized with discrete components, each component was easily accessible and the signals at its pins could be checked by a test probe. Now the internal nodes of a VLSI circuit are only controlled and observed through the pins of the chip by sensitizing a path from these pins to the nodes. There would not have been any problem were it not that sensitive paths cannot always be found for each node either because they do not exist or because finding them is too time-consuming.
This obstacle can be overcome by inserting memory elements on some of the nodes and then connecting these memory elements -in the form of a scan chain -to one of the outputs during test mode which renders internal nodes totally controllable and observable. Thus, test patterns can be scanned in to exercise the internal nodes and response patterns are scanned out for comparison. A better solution would be to use the memory elements, combined with some additional logic, as a Test Pattern Generator (TPG) so as to produce the test patterns inside the circuit itself. Response analysis would also be done on-chip by an Output Response Analyzer (ORA) so as to produce a "PASSlFAIL" signal. This last technique referred to Built-In Self-Test (BIST) [Wi183] , see Figure 1 , is regarded today as the solution for tomorrow's test problems as, owing to the increasing complexity and density of the circuits, testing can be effectively carried out only by dedicating part of the circuit to it. In this way, Automatic Test Equipments (ATEs) will be greatly simplified, furthermore, at-speed testing and in-system checks for maintenance purposes would be made possible.
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Figure 1 : Built-In Self Test scheme At present, the major barriers that prevent design engineers from using BIST extensively are test generation time and hardware cost of the TPGs. This paper is organized as follows. The concept of hardware generator for mixed test sequence is presented in section 2 and in section 3, the test characteristics of a mixed test scheme are considered, then the quality and length of such test are examined. The impact on the silicon area cost of a mixed hardware test pattern generator is discussed in the last part. Finally, some results obtained on the ISCAS85 benchmarks illustrate the interest of this approach.
Hardware generator for mixed test sequence
This section will describe the architecture of the proposed hardware test pattern generator. Firstly, we shall briefly resume our previous works concerning the generation of deterministic test sequences. In the second part more details will be given concerning the hardware modifications needed to generate a pseudo-random test sequence, next the complete architecture producing a mixed test sequence will be discussed.
Deterministic test sequence
The LFSROM hardware test pattern generator we presented in 1993 was initially designed for the purpose of a puredeterministic BIST test scheme. Assuming an initial list of deterministic test patterns obtained from an ATPG tool (e.g. System Hilo, Sunrise), the purpose of this generator is to produce exactly the same sequence in-situ without altering any of its properties. This class of deterministic hardware generators is of a prime importance when considering nowadays realistic and complex faults like delay faults or even ordered test sequences required to test sequential circuits. The generation of deterministic test patterns using the LFSROM architecture has already been described [Duf93a, b, c] , and consequently it will not be explained in detail here. However, its running principle can be easily illustrated when used for the well-known simple ISCAS85 C17 circuit [Brg85] . Assuming a deterministic stuck-at and stuck-open faults test set of 5 patterns of 5 bits wide, the LFSROM hardware generator will produce the sequence illustrated in Figure 2 . 
Pseudo-random test sequence
Significantly, BIST pseudo-random test scheme is currently employed for the test of industrial circuits. This success is principally due to the easy implementation of the solution, indeed, the pseudo-random test sequence generator is usually assumed to be a classical LFSR [Bar87] . Despite some problems reported in the literature concerning the test quality of the sequences generated by this architecture, which have been partially resolved with LFSR type clones like Hybrid LFSR wan881 or cellular automata [Ser90], nobody can claim that the basic LFSR architecture does not have the favor of the designers.
The interest of this type of hardware generator lies largely on its low cost of integration in BIST schemes. However the fault coverage obtained by a circuit driven by such a pseudo-random test sequence is directly proportional to the total length of the sequence [Dav76, Sim921. Also, when computing the length of this test sequence by assuming a target fault coverage and statistical mathematical models, the location of the most difficult to detect faults causes some difficulties. In fact, these random pattern resistant faults have agreat impact on the probabilities of detection of all the faults and influence directly the final length of the pseudo-random test. Moreover, when considering much more realistic and complex faults like delay or multiple faults, it is known that pseudo-random test pattern sequences initially developed for single stuck-at faults are no longer efficient. In conclusion, faced with the growing complexity of today's realistic faults, pseudo-random test schemes appear inadequate to provide a high quality test coverage.
Mixed test sequence
The above mentioned challenge can be met by a mixed test sequence generator leading to an acceptable silicon area overhead while still providing high quality test patterns. A mixed test sequence consists of an initial classical pseudo-random test sequence followed by a deterministic one, the latter being obtained from an ATPG tool after considering the remaining random pattern resistant faults that the pseudo-random sequence could not detect. In fact, the initial pseudo-random sequence is used to detect quickly the most detectable faults like stuck-at ones and the deterministic sequence is reserved to very hard to detect faults like delay or stuck-open ones.
The corresponding generator is basically designed as the full deterministic LFSROM architecture previously presented and it is completed with a LFSR pseudo-random test sequence generator. As illustrated in Figure 3 , the D cells required for both the LSFROM and the LFSR are obviously the same, leading to a simple generator, not more expensive than a single LFSROM.
Given a primitive polynomial of length k, the corresponding LFSR will generate a pseudo-random sequence of length 8.p ( 8 .~~2~) .
Using a decoding logic of the &p+l state pattern, the LFSROM architecture will switch to the deterministic test pattern generation. 
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Test characteristics of a mixed test scheme
Owing to the important increase in the density of integration of microelectronics systems, BIST is nowadays acknowledged as the current and future most efficient solution for the test of integrated circuits. The integration of test techniques into the chip offers a lot of advantages : faster testing, reduction in the number of I/O pins, on site testing, possibility of merging test techniques (e.g. Iddq), ... Anyway, a BIST solution for the test of a system must respond to the three main criteria : efficiency, swiftness and economy. In technical terms these points imply the three questions : Is the test realistic and does it offer a high quality coverage? What is the test application time required for a BIST solution? It is cost effective?
Efficiency of a mixed test sequence
The mixed test scheme previously defined consists in applying successively to the circuit under test a pseudo-random test sequence then a deterministic one.
Contrary to what is usually done, no length is computed for the pseudo-random test sequence in order to fit a target fault coverage. In our case a pseudo-random test sequence of length 8.p is simply applied to the circuit under test, then the fault coverage provided by these patterns is reported by using fault simulation. The more complex are the detected faults, the better the test. Although a pseudo-random test sequence is more efficient for stuck-at faults rather that for more complex faults, these patterns can intrinsically detect any kind of faults. As some circuits are known to have random pattern resistant faults [Bar87], the purpose of the pseudo-random patterns of a mixed test sequence is not to obtain a pre-computed or a maximal fault coverage, but to test quickly the easiest to detect faults.
The second sequence applied in a mixed test scheme is a deterministic one obtained with an ATPG tool. In this case, the test quality of the deterministic sequence is directly derived from the classes of faults taken into account by the ATPG software. For instance, either a combinational or a sequential ATPG can be used depending on the block to be tested. Moreover, it is worth noting that our deterministic LFSROM generator keeps the order attribute of the test patterns. Practically, by running an ATPG tool on the random resistant faults which have not been detected by the pseudo-random sequence, a very high quality deterministic test sequence can be obtained. Concerning the CPU effort necessary to achieve this sequence, since the complete list of initial faults has been drastically reduced by the pseudo-random sequence, practical case studies can be preserved.
In conclusion, a mixed test sequence is as efficient as the ones allowed by the best ATPG tools, when realistic fault models are considered.
Length of a mixed test sequence
A mixed test sequence allows a decrease of the global test time while maintaining an efficient fault coverage.
In the first part, the fault coverage Tp obtained with a pseudo-random test sequence of length 8.p has been analyzed assuming stuck-at and stuck-open faults at gate level, the results of fault simulations obtained with the System Hilo software [Gen91] for the ISCAS85 C3540 circuit benchmark have been reported in Figure 4 . It must be noted that due to 135 redundant faults in this circuit [Hwa93], the maximal fault coverage achieved with the considered fault models reaches 96.7%.
This graph is representative of the results obtained for the complete ISCAS85 test benchmarks and shows clearly that only a small number of pseudo-random patterns can rapidly provide a fault coverage of the order of 90% (e.g. &p7=200, Tp7=88.4%, 7th point of data). Moreover, Figure 4 also illustrates the difficulty found in attaining an efficient fault coverage, that is to say 96.7%, which requires a pseudo-random length of more than loo0 patterns. On average, it can be said that approximatively 90% of the faults are detected during the first tenth of a complete pseudo-random test sequence. The fault coverage efficiency of the pseudo-random patterns is fairly good at the beginning of the sequence, and quite poor towards the end. In a mixed test scheme, the pseudo-random sequence of length &p is followed by a deterministic sequence of length Bd. With the same fault models and the same circuit C3540 as previously described, Figure 5 reports new values of fault coverage for different tuples (&pi,&di).
The results reported on this graph can be easily understood. If the selected pseudo-random length is equal to 8.p 1, a simple pseudo-random study will provide a poor fault coverage equalling 70%. In the present example, the ATPG software System Hilo has computed a deterministic test sequence of length &dl to detect the remaining faults .
This sequence, applied to the CUT will finally provide a maximal fault coverage reaching 96.7%. The final test sequence length will be then equal to &pdl=&pl+&dl. Other tuples of lengths (&p,&i) can also be used, e.g. &p7=200 and &d7=64. A short deterministic test sequence computed by the ATPG will be obtained by allowing a long pseudo-random test sequence. The two opposite extreme values for the tuples correspond to &p=O or &d=O. In the first case, the pseudo-random test sequence length &PO is null, meaning that a pure deterministic test of length &dO=Ldmax is involved. In the second case, no deterministic test patterns are computed, only a pseudo-random test sequence of length &p=&pmax is applied.
The final test time for the circuit is then considered to be &pdi=&pi+&di and can be selected trough a set of possible choices. 
Cost of the hardware generator for mixed test sequence
The choice of the optimal tuple (&pi,&di) will lead to the cheaper hardware generator architecture in term of silicon area overhead.
Let us first consider the two extreme tuples. The first one corresponds to the tuple (&p=O,&d=&dmax) and consists in a pure deterministic hardware generator. In this case the silicon area cost e d is maximal. Even though the results obtained with full deterministic LFSROM architecture [Duf93c] , are still reasonable compared to other types of hardware generators reported in the literature [Dan84, Sta84, Ake891, they generally present an excessive silicon area overhead. For instance, assuming an ES2 1 pm standard cells technology, this point for the ISCAS85 benchmarks is illustrated in Figure 6 where both the silicon areas needed to integrate the ISCAS85 circuits and their corresponding full deterministic LFSROM hardware test pattern generator are reported. The percentage of silicon area overhead required by the hardware generator is also mentioned. For instance, by this technology the full deterministic test pattern LFSROM generator needed to generate the stuck-at and stuck-open faults at gate level of the C3540 circuit has a silicon area cost of 2.5mm2. For an architecture generating 144 patterns, 50 bits wide, the corresponding silicon area cost of the C3540 circuit by the same standard cells technology is 3.8mm2. For this circuit, the cost in terms of silicon area overhead is approximatively 68%. Obviously, in spite of the high quality of its related test, a full deterministic BIST solution presents drastic silicon area cost.
On the contrary, a pure pseudo-random test solution involves most of the time a low cost LFSR generator [Bar87] . This solution corresponds to the second extreme tuple (&p=&pmax,&d=O). If the silicon area cost of this type of generator e p is low, i.e. 0.25mm2 for the primitive polynomial X16+X4+X3+X2+Xo by the previously mentioned technology, the quality in terms of faults detection is very poor and restricted to simple, non-realistic fault models.
Let us consider now a mixed hardware generator corresponding to an intermediate tuple (&pi,&di) such that the total number of test patterns verify the relation :
This relation implies that the silicon area cost of a mixed hardware generator epd will require an intermediate value between the two extreme costs Cd and e p such that:
For instance, let us consider two tuples (&pi,&di) and (&pj,&j) such that the two distinct total test lengths verify the relation (&pi+&i)<(&pj+&pj). In other terms, the pseudo-random sequence for tuple-j is longer than the one for tuple-i. Conversely, the deterministic sequence of tuple-j is smaller than the one for tuple-i. Since the complexity and the cost of our mixed hardware generator is mostly dependent on the components involved in the production of the deterministic patterns, the related costs of tuples-i and j verify the relation e j < e i . This demonstration might be summarized in a few words : the longer is a mixed test sequence, the lower is the corresponding mixed hardware generator cost.
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Assuming the same test quality for two different mixed test sequences, for a BIST mixed test scheme a compromise must be found between a cheaper hardware generator and an acceptable test application time. Figure 7 gives some possible solutions for the C3540 circuit.
So as to be more accurate on the interest of the mixed test scheme approach, the silicon area costs obtained for the mixed test sequence hardware generator must be compared to the nominal size of the C3540 circuit. It has been previously mentioned that the value of the latter is 3.8mm2. Accordingly, Figure 8 illustrates the percentage of silicon area increase due to the mixed test sequence hardware generator versus the nominal size of the C3540 circuit.
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Figure 8 : C3540 circuit, mixed hardware generator increase / nominal size of the chip versus mixed sequence length These results show clearly the inverse relationship between the length of amixed sequence and the cost required to generate it. For instance if the tuple (&p=O,&=&dmax=144) is selected, the corresponding LFSROM hardware generator cost will be ed=2.5mm2. This value corresponds to the maximal increase -i.e. 68% -of the nominal size of the C3540 circuit. While in a mixed test approach, the tuple (&p=lOOO,&d=26) is more appropriate since the corresponding LFSROM hardware generator cost will be equal to epd=0.8mm2. In this case the increase is only 20% of the nominal size of theC3540 circuit. The minimal value ep-min=0.25mm2 (7.5% increase) corresponds to the case of a pseudo-random test pattern generator only. hardware mixed sequence generator is first described in VHDL language, then it is automatically synthesized by the Asic Synthesizer COMPASS software. In a second phase, the Design Assistant COMPASS module estimates within an accurate range of f 5%, the silicon area including routing of what the hardware generator area should be, if implemented in theES2 1 pm standard cells technology. Comparisons with real mapped generators give entire satisfaction of this estimation.
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Experimental results
The following Table 1 shows the silicon areas of the ISCAS85 circuits as well as their corresponding hardware generators when implemented by the previous mentioned
-Table 1 -
The first values (column &Costs) must be compared with the costs of the corresponding BIST hardware generator (column 6-Costs) required to produce in-situ the full deterministic test sets obtained with the ATPG software System Hilo [Gen91]. These test sets are obtained by considering stuck-at and stuck-open gate level faults models. Column 5 (#Patterns) indicates the number of test patterns to generate, while the width of a pattern corresponds to the number of primary inputs of the circuit (column 24VO). Finally, the increase of the silicon area due to full deterministic test pattern generator integration in proportion to the nominal size of the circuit is given in column 7 (%Increase).
The last two columns of this table report the silicon area cost of a pure pseudo-random generator implemented with a classical primitive polynomial LFSR (columns 8,9-pseudo random test). In this case, let us assume that the same LFSR pseudo-random generator is used for all the ISCAS85 circuits and that a LFSR of size 16 and of primitive polynomial X16+X4+X3+X2+Xo is chosen. Consequently, the same silicon area cost of 0.25mm2 will be considered for all the circuits. This approach is justified by the large variation in the number of primary inputs of the ISCAS85 circuits which range between 5 to 206, see column 24YO. Obviously, it would not be realistic to implement LFSRs with such large values. In practice, the pseudo-random patterns can be shifted from the outputs of the LFSR through an additional scan chain [He192], which will be taken into account in the overall estimation cost when using such a BIST scheme.
In conclusion, the complete set of values reported in Table 1 define the maximal and minimal silicon area costs of a mixed hardware generator. Table 2 shows the results of mixed test solutions for some ISCAS85 circuits. The composition of the mixed test sequence &p and &d is given together with the corresponding silicon area costs. It clearly appears that mixed test sequences provide interesting trade-offs between the silicon area costs of the hardware generators and the lengths of the test sequences (columns 5-Costs and &Bni+&p). - Table 2 -
Conclusions
The BIST mixed test scheme presented in this paper, consists in applying to the circuit under test a pseuderandom test sequence followed by a deterministic one obtained from an ATPG tool. So that, a maximal fault coverage detection is achieved for complex and realistic faults, e.g. stuck-at, stuck-open or delay faults. While a set of full deterministic test patterns is the most efficient sequence in a BIST scheme : short test time, high quality patterns, ... the corresponding hardware generator shows prohibitive silicon area overhead -for instance, in the case of the ISCAS85 C3540 benchmark, 68% additional circuitry is required. Whereas the proposed mixed test approach guarantees the maximal fault coverage detection while the silicon area overhead of the mixed hardware generator is drastically reduced. A careful balance must be reached between the silicon area overhead of this generator and a slightly longer mixed test sequence. With this new practical approach, BIST requirements for the C3540 circuit can be cut to 20% additional circuitry for a total set of loo0 mixed test patterns. Furthermore, the additional circuitry can be reduced to a tiny percentage if a longer mixed test sequence is applied to the CUT.
